

<b>Programme:</b>	<b>Course Title:</b>	<b>Course Code:</b>		
<b>B. Tech. (CSE)</b>	<b>Computer Organization and Architecture</b>	<b>CSE216</b>		
<b>Type of Course:</b>	<b>Prerequisites:</b>	<b>Total Contact Hours:</b>		
<b>Program Core</b>	<b>Basic Electronics</b>	<b>40 Theory + 20 Lab</b>		
<b>Year/Semester:</b>	<b>Lecture Hrs/Week:</b>	<b>Tutorial Hrs/Week:</b>	<b>Practical Hrs/Week:</b>	<b>Credits:</b>
<b>2/Odd</b>	<b>3</b>	<b>0</b>	<b>2</b>	<b>4</b>

**Learning Objective:**

The course aims to provide a basic understanding of a digital computer. The course will familiarize students with the von Neumann architecture. Functioning of processors, trends and issues in modern processors will be discussed (pipelining, performance etc.). The course will cover memory hierarchy including cache and virtual memory. Different ways of communicating with I/O devices and concept of bus system within the computer will be studied. The course will also discuss the design of an instruction set and how instructions are executed, along with identifying different addressing modes.

**Course outcomes (COs):**

<b>On completion of this course, the students will have the ability to:</b>		<b>Bloom's Level</b>
<b>CO-1</b>	Describe the organization of a typical computer and internal representation of data	<b>1</b>
<b>CO-2</b>	Design processor architecture including data-path, control-unit and instruction set	<b>2</b>
<b>CO-3</b>	Explain instruction level parallelism	<b>1, 2</b>
<b>CO-4</b>	Describe and demonstrate memory hierarchy	<b>3</b>
<b>CO-5</b>	Describe interfacing and communication mechanisms with I/O devices and functional units	<b>3, 4</b>

<b>Course Topics</b>	<b>Lecture Hours</b>	
<b>UNIT – I (Introduction:)</b>		
1.1 Introduction to computers	<b>1</b>	<b>4</b>
1.2 Data representation and arithmetic.	<b>2</b>	
1.3 RISC/CISC, Superscalar architecture, Array and vector processors, Multiprocessors, Multicomputers, advanced processors, Flynn taxonomy	<b>1</b>	
<b>UNIT – II (Instruction Set Architecture:)</b>		
1.1 Memory models, Registers	<b>1</b>	
1.2 Instruction types	<b>1</b>	
1.3 Instruction formats	<b>1</b>	

1.4 Addressing modes	<b>1</b>	<b>9</b>
1.5 Expanding opcodes	<b>1</b>	
1.6 Flow of control: Sequential, Branching, Co-routines, Traps, Interrupts	<b>2</b>	
<b>Assembly language</b>		
2.1 Introduction to assembly language, pseudoinstructions, macros	<b>1</b>	
2.2 Assemblers, Symbol Table, Linkers, Loaders	<b>1</b>	
<b>UNIT – III (Central Processing Unit:)</b>		
1.1 Instruction execution cycle	<b>1</b>	<b>11</b>
1.2 Data Path	<b>1</b>	
1.3 Control Unit: hardwired, microprogrammed	<b>4</b>	
1.4 Performance, benchmarks	<b>1</b>	
<b>Pipelining</b>		
2.1 Pipelines: hazards, branch prediction, speculative execution, out of order execution	<b>4</b>	
<b>UNIT-IV (Memory system)</b>		
1.1 Storage systems: Magnetic disks, CDs, Blu-Ray, RAID; Memory hierarchy	<b>1</b>	<b>10</b>
1.2 SRAM, DRAM, address translation	<b>2</b>	
1.3 Cache memory: principle of locality, main memory to cache mapping, cache coherence	<b>3</b>	
1.4 Virtual memory: Paging, page replacement, segmentation, fragmentation, TLB	<b>3</b>	
1.5 Memory and cache performance metrics	<b>1</b>	
<b>UNIT-V (Bus System)</b>		
1.1 Bus width, bus clocking	<b>1</b>	<b>6</b>
1.2 Bus arbitration	<b>1</b>	
1.3 Bus operations	<b>1</b>	
<b>I/O interfacing:</b>		
2.1 Handshaking, buffering, programmed I/O, interrupt driven I/O	<b>1</b>	
2.2 Interrupt structures: vectorized, prioritized, interrupt acknowledgment	<b>1</b>	
2.3 Interrupt handling, DMA	<b>1</b>	

**List of experiments:**

Experiment No.	Topic
0	Tools discussion: MARS, TKGATE
1	Assembly Language Programming 1:- Basic Programming (Using MARS)
2	Assembly Language Programming 2:- Iterative programming (Using MARS)
3	Assembly Language Programming 3:- Subroutine programming (Using MARS)
4	Basic circuit design (Adder, Subtractor, Basic ALU) (Using TKGATE)
5	Memory design and Data Access (Using TKGATE)
6	ISA Design and CPU simulation-1 (Using TKGATE)
7	ISA Design and CPU simulation-2 (Using TKGATE)
8	Simulation of pipeline execution (RWR, WAW, WAR, RAW)
9	Simulation of Memory Mapping

**Textbook References:**

**Text Book:**

Carl Hamacher, Zvonko Vranesic, Safwat Zaky, Naraig Manjikian, Computer Organization, 6<sup>th</sup> ed. McGraw Hill, 2012

**Reference books:**

A.S. Tanenbaum, *Structured Computer Organization*, 5<sup>th</sup> ed. Prentice Hall, 2005.

D.A. Patterson and J.L. Hennessy, *Computer Architecture: Hardware/Software Interface*, 4<sup>th</sup> ed. Morgan Kaufmann, 2011.

Evaluation Method	
Item	Weightage (%)
Quizzes/Assignments	25% (Two Quizzes 10 and 15)
Midterm	20%
Endterm	30%
<b>LAB</b>	
Component	Weightage
Continuous evaluation	0.25 for each assignment - For 6 assignments 7.5 Lab quiz- Assembly language programming 6 Programming quiz/assignment in C
	Plagiarism will be checked. In case similarity >20%, zero marks will be awarded for the assignment. No request will be entertained in this regard.
<b>Project</b>	10%

\*Please note, as per the existing institute's attendance policy the student should have a minimum of 75% attendance. Students who fail to attend a minimum of 75% lectures will be debarred from the End Term/Final/Comprehensive examination.

### CO and PO Correlation Matrix

CO	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3
CO1	3		2		3								2	2	1
CO2	3	3	2		1							1	2	2	1
CO3	3	3	2									1	2	2	1
CO4	3	3	2									1	2	2	1
CO5	3	3	2									1	2	2	1

**Last Updated On: August 10, 2021**

**Updated By: Dr. Preety Singh, Dr. Bharavi Mishra**

**Approved By:**